



INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Docket: HP10981866-1	App: 09/378,596
		Applicant: Gupta et al.	
		Filed: August 20, 1999	RECEIVED Art Unit: NOV 20 1999 Group 2700
OTHER DOCUMENTS			
		Reiner Leupers, Peter Marwedel, "Retargetable Generation of Code Selectors from HDL Processor Models," IEEE, 1997, pp.140-144. ✓	
		George Hadjiyiannis, Silvina Hanono, Srinivas Devadas, "ISDL: An Instruction Set Description Language for Retargetability," ACM, 1997, pp. 299-302. ✓	
		Gyllenhaal et al., "HMDES Version 2.0 Specification," Hewlett Packard Laboratories Technical Report IMPACT-96-3, ✓	
		Hadjiyiannis et al., "A Methodology for Accurate Performance Evaluation in Architecture Exploration." ✓	
		Hoogerbrugge et al., "Automatic Synthesis of Transport Triggered Processors." ✓	
		Corporaal et al., "MOVE: A Framework for High-Performance Processor Design," ACM, 1991, pp. 692-701 ✓	
		Corporaal et al., "Cosynthesis with the MOVE Framework." ✓	
		Lanneer et al, "Chapter 5 - Chess: Retargetable Code Generation for Embedded DSP Processors," Code Generation for Embedded Processors, Kluwer Academic Publications, pp. 85-102. ✓	
		Fauth, "Chapter 8 - Beyond Tool-Specific Machine Descriptions," Code Generation for Embedded Processors, Kluwer Academic Publications, pp. 138-152. ✓	
		G. J. Chaitin, "Register Allocation & Spilling Via Graph Coloring," ACM, 1982, pp. 98-105. ✓	
		Fisher et al., "Custom-Fit Processors: Letting Applications Define Architectures," 29 th Annual Conference IEEE/ACM International Symposium on Microarchitecture, December 2-4, 1996, Paris, France, pp. 324-336. ✓	
EXAMINER: 		DATE 9/15/02	
*Examiner: Initial if considered, whether or not in conformance with MPEP 60; draw line through cite if not in conformance and not considered. Send copy.			

#4

FORM PTO-1449

LIST OF PATENTS AND PUBLICATIONS FOR
APPLICANT'S INFORMATION DISCLOSURE
STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO.

hp10981866-1

SERIAL NO.

09/378,596

APPLICANT

Gupta et al.

FILING DATE

8/20/99

GROUP

RECEIVED


NOV 20 1999

Group 2700

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
	1A				
	1B				
	1C				
	1D				
	1E				
	1F				
	1G				
	1H				
	1I				
	1J				
	1K				



FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	TRANSLATION	
						YES	NO
	1L						
	1M						
	1N						
	1O						
	1P						

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

1Q	Aditya et al., "Elcor's Machine Description System: Version 3.0," HPL-98-128, October 1998, pp. 1-75.
1R	Rau et al., "Machine-Description Driven Compilers for EPIC Processors," HP Laboratories Technical Report, HPL-98-40, September 1998, pp. 1-82.
TS	Kathail et al., "HPL PlayDoh Architecture Specification: Version 1.0," HP Laboratories Technical Report, HPL-93-80, February 1994, pp. 1-48.

EXAMINER

DATE CONSIDERED

9/15/02

#6



PATENT APPLICATION

Sheet 1 of 1

FORM PTO-1449

LIST OF PATENTS AND PUBLICATIONS FOR
APPLICANT'S INFORMATION DISCLOSURE
STATEMENT

(Use several sheets if necessary)

ATTY. DOCKET NO.

10981866-1

APPLICATION NO.

09/378,596

CONFIRMATION NO.

APPLICANT

Gupta, Shail Aditya, et al

FILING DATE

8/20/1999

GROUP

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
<i>Se</i>	1A	US6,226,776	5/1/2001	Yuri V. Panchul, et al	716	3
	1B					
	1C					
	1D					
	1E					
	1F					
	1G					
	1H					
	1I					
	1J					
	1K					

RECEIVED

APR 04 2002

Technology Center 2100

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	TRANSLATION	
							YES	NO
	1L							
	1M							
	1N							
	1O							
	1P							

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

	1Q	
	1R	
	1S	

EXAMINER

DATE CONSIDERED

9/15/02